CS5321-BL1 Datasheet

IC型号：
CS5321-BL1
PDF描述：
24-Bit Variable Bandwidth A/D Converter Chipset
文件大小：
756.22KB
芯片厂家：
CIRRUS

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS5320/21/22

2.1 Analog Input

The CS5320 and CS5321 modulators use a

switched capacitor architecture for its signal and

voltage reference inputs. The signal input uses three

pins; AINR, AIN+, and AIN-. The AIN- pin acts as

the return pin for the AINR and AIN+ pins. The

AINR pin is a switched capacitor "rough charge" in-

put for the AIN+ pin. The input impedance for the

rough charge pin (AINR) is 1/fC where f is two

times the modulator sampling clock rate and C is

the internal sampling capacitor (about 40 pF). Us-

ing a 1.024 MHz master clock (HBR = 1) yields an

input impedance of about 1/(512 kHz)X(40 pF) or

about 50 k鈩? Internal to the chip the rough charge

input pre-charges the sampling capacitor used on

the AIN+ input, therefore the effective input imped-

ance on the AIN+ pin is orders of magnitude above

the impedance seen on the AINR pin.

The analog input structure inside the VREF+ pin is

very similar to the AINR pin but includes addition-

al circuitry whose operating current can change

over temperature and from device to device. There-

fore, if gain accuracy is important, the VREF+ pin

should be driven from a low source impedance.

The current demand of the VREF+ pin will produce

a voltage drop of approximately 45 mV across the

200

鈩?/div>

source resistor of Figure 20 and Figure 21

Option A with MCLK = 1.024 MHz, HBR = 1, and

temperature = 25掳C.

When the CS5320/21 modulator is operated with a

4.5 V reference it will accept a 9 V p-p input signal,

but modulator loop stability can be adversely af-

fected by high frequency out-of-band signals.

Therefore, input signals must be band-limited by an

input filter. The -3 dB corner of the input filter must

be equal to the modulator sampling clock divided

by 64. The modulator sampling clock is MCLK/4

when HBR = 1 or MCLK/8 when HBR = 0. With

MCLK = 1.024 MHz, HBR = 1, the modulator

sampling clock is 256 kHz which requires an input

filter with a -3 dB corner of 4 kHz. The bandlimit-

ing may be accomplished in an amplifier stage

ahead of the CS5320/21 modulator or with the RC

input filter at the AIN+ and AINR input pins. The

RC filter at the AIN+ and AINR pins is recom-

mended to reduce the "charge kick" that the driving

amplifier sees as the switched capacitor sampling is

performed.

Figure 20 illustrates the CS5320/21 and CS5322

system connections. The input components on

AINR and AIN+ should be identical values for op-

timum performance. In choosing the components

the capacitor should be a minimum of 0.1

碌F

(C0G

dielectric ceramic preferred). For minimum board

space, the RC components on the AINR input can

be removed, but this will force the driving amplifi-

er to source the full dynamic charging current of

the AINR input. This can increase distortion in the

driving amplifier and reduce system performance.

In choosing the RC filter components, increasing C

and minimizing R is preferred. Increasing C reduc-

es the instantaneous voltage change on the pin, but

may require paralleling capacitors to maintain

smaller size (the recommended 0.1

碌F

C0G ceram-

ic capacitor is larger than other similar-valued ca-

pacitors with different dielectrics). Larger resistor

values will increase the voltage drop across the re-

sistor as the recharging current charges the

switched capacitor input.

2.2 The OFST Pin

The CS5320/21 modulator can produce "idle

tones" which occur in the passband when the input

signal is steady state dc signal within about

卤50

mV of bipolar zero. In the CS5320/21 these

tones are about 135 dB down from full scale. The

user can force these idle tones "out-of-band" by

adding 100 mV of dc offset to the signal at the AIN

input. Alternately, if the user circuitry has a low

offset voltage such that the input signal is within

卤50

mV of bipolar zero when no AC signal is

present, the OFST pin on the CS5320/21 can be ac-

tivated. When OFST = 1, +100 mV of input re-

DS454PP1

prev next

CS5321-BL1相关型号PDF文件下载

型号

版本

描述

厂商

下载
CS53

英文版

RF COILS

CS53
CS53N

英文版

Sumida Corporation [RF COILS < SMD Type: CS Series>]

CS53N
CS5301

英文版

Three-Phase Buck Controller with Integrated Gate Drivers an...

ONSEMI

CS5301
CS5301

英文版

Three-PhaseBuck Controller withIntegrated Gate Drivers andPo...

CS5301
CS5302

英文版

Two-Phase Buck Controllerwith Integrated GateDrivers and 4-B...

CS5302
CS5303

英文版

Three-Phase BuckController with IntegratedGate Drivers

CS5303
CS5305

英文版

Three-Phase SynchronousSwitching Step-DownController with Si...

CS5305
CS5307

英文版

Four-Phase VRM 9.0 Buck Controller

CS5307
CS5308

英文版

Two-Phase PWM Controllerwith Integrated GateDrivers for VRM ...

CS5308
CS5308

英文版

Two-Phase PWM Controller with Integrated Gate Drivers for VR...

CS5308
CS5317

英文版

16-Bit, 20 kHz Oversampling A/D Converter

CIRRUS

CS5317
CS5317

英文版

CS5317
CS5317

英文版

CS5317
CS5320

英文版

24-Bit Variable Bandwidth A/D Converter Chipset

CIRRUS

CS5320
cs5320

英文版

cs5320
CS5320

英文版

CS5320
CS5321

英文版

24-Bit Variable Bandwidth A/D Converter Chipset

CIRRUS

CS5321
CS5321

英文版

CS5321
CS5322

英文版

24-Bit Variable Bandwidth A/D Converter Chipset

CIRRUS

CS5322
CS5322

英文版

Two-Phase Buck Controllerwith Integrated GateDrivers and 5-B...

CS5322

CS5321-BL1 Datasheet

PDF预览

CS5321-BL1相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

CS5321-BL1 Datasheet

PDF预览

CS5321-BL1相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X