HYB25D256800CL-6 Datasheet

  • HYB25D256800CL-6

  • 256 Mbit Double Data Rate SDRAM

  • 3260.54KB

  • 94页

  • INFINEON   INFINEON

扫码查看芯片数据手册

上传产品规格书

PDF预览

HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
Functional Description
3.5
3.5.1
Operations
Bank/Row Activation
Before any Read or Write commands can be issued to a bank within the DDR SDRAM, a row in that bank must
be 鈥渙pened鈥?(activated). This is accomplished via the Active command and addresses A0-A12, BA0 and BA1 (see
Figure 7),
which decode and select both the bank and the row to be activated. After opening a row (issuing an
Active command), a Read or Write command may be issued to that row, subject to the
t
RCD
specification. A
subsequent Active command to a different row in the same bank can only be issued after the previous active row
has been 鈥渃losed鈥?(precharged). The minimum time interval between successive Active commands to the same
bank is defined by
t
RC
. A subsequent Active command to another bank can be issued while the first bank is being
accessed, which results in a reduction of total row-access overhead. The minimum time interval between
successive Active commands to different banks is defined by
t
RRD
.
CK
CK
CKE
CS
RAS
CAS
WE
A0-A12
BA0, BA1
RA
BA
RA = row address.
BA = bank address.
Don鈥檛 Care
HIGH
Figure 7
Activating a Specific Row in a Specific Bank
CK
CK
Command
A0-A12
BA0, BA1
ACT
ROW
BA x
NOP
ACT
ROW
BA y
NOP
NOP
RD/WR
COL
BA y
NOP
NOP
t
RRD
t
RCD
Don鈥檛 Care
Figure 8
t
RCD
and
t
RRD
Definition
Data Sheet
30
Rev. 1.6, 2004-12

HYB25D256800CL-6相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!