HYB25D256800CL-6 Datasheet

  • HYB25D256800CL-6

  • 256 Mbit Double Data Rate SDRAM

  • 3260.54KB

  • 94页

  • INFINEON   INFINEON

扫码查看芯片数据手册

上传产品规格书

PDF预览

5.6
Figure 44
Data Sheet
Clock must be stable before exiting Self Refresh Mode
t
CK
t
CH
t
CL
t
RP
*
200 cycles
Self Refresh Mode
t
IH
t
IS
t
IS
t
IH
t
XSRD,
t
XSRN
AR
NOP
VALID
t
IH
t
IS
VALID
CK
CK
t
IS
CKE
t
IS
Command
NOP
Figure 44
shows the timing diagram for Self Refresh Mode.
Refresh: Self Refresh Mode Command
82
Enter Self
Refresh Mode
Exit Self
Refresh Mode
ADDR
DQS
DQ
DM
HYB25D256[16/40/80]0C[E/C/F/T](L)
256 Mbit Double-Data-Rate SDRAM
*
= Device must be in the all banks idle state before entering Self Refresh Mode.
**
= t
XSNR
is required before any non-read command can be applied, and t
XSRD
(200 cycles of CK).
are required before a Read command can be applied.
Timing Diagrams
Rev. 1.6, 2004-12
Don鈥檛 Care

HYB25D256800CL-6相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!