24c02 Datasheet

  • 24c02

  • 24c02

  • 145.59KB

  • 16页

  • STMicroelectronics

扫码查看芯片数据手册

上传产品规格书

PDF预览

ST24/25C02, ST24C02R, ST24/25W02
Figure 9. Write Modes Sequence with Write Control = 1 (ST24/25W02)
WC
ACK
BYTE WRITE
DEV SEL
ACK
DATA IN
ACK
BYTE ADDR
R/W
WC
ACK
PAGE WRITE
DEV SEL
ACK
DATA IN 1
ACK
DATA IN 2
START
BYTE ADDR
R/W
WC (cont'd)
ACK
PAGE WRITE
(cont'd)
DATA IN N
ACK
START
STOP
STOP
AI01101B
Sequential Read.
This mode can be initiated with
either a Current Address Read or a Random Ad-
dress Read. However, in this case the master
DOES acknowledge the data byte output and the
memory continues to output the next byte in se-
quence. To terminate the stream of bytes, the
master must NOT acknowledge the last byte out-
put, but MUST generate a STOP condition. The
output data is from consecutive byte addresses,
with the internal byte address counter automat-
ically incremented after each byte output. After a
count of the last memory address, the address
counter will 鈥檙oll- over鈥?and the memory will continue
to output data.
Acknowledge in Read Mode.
In all read modes
the ST24/25x02 wait for an acknowledge during the
9th bit time. If the master does not pull the SDA line
low during this time, the ST24/25x02 terminate the
data transfer and switches to a standby state.
11/16

24c02 PDF文件相关型号

ST24/25C02,ST24/25W02,ST24C02B1TR,ST24C02B5TR,ST24C02B6TR,ST24C02M3TR,ST24C02R,ST24C02RB1TR,ST24C02RB3TR,ST24C02RB5TR,ST24C02RB6TR,ST24C02RM1TR,ST24C02RM3TR,ST24C02RM5TR,ST24W02B1TR,ST24W02B5TR,ST24W02B6TR,ST24W02M3TR,ST25C02B1TR,ST25C02B5TR,ST25C02B6TR,ST25C02M3TR,ST25W02B1TR,ST25W02B3TR,ST25W02B5TR,ST25W02B6TR,ST25W02M1TR,ST25W02M3TR,ST25W02M5TR

24c02相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!