ADM4851 Datasheet

  • ADM4851

  • 5 V Slew-Rate Limited Half- and Full-Duplex RS-485/RS-422 Tr...

  • 460.57KB

  • 17页

  • AD

扫码查看芯片数据手册

上传产品规格书

PDF预览

ADM4850鈥揂DM4857
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
RO
1
RE
2
DE
3
Figure 2. ADM4850鈥揂DM4853 Pin Configuration
Table 8. ADM4850鈥揂DM4853 Pin Descriptions
Pin No.
1
2
Mnemonic
RO
RE
Description
Receiver Output. When enabled, if (A鈭払) 鈮?鈭?0 mV, then RO = high.
If (A鈭払) 鈮?鈭?00 mV, then RO = low.
Receiver Output Enable.
A low level enables the receiver output, RO.
A high level places it in a high impedance state.
Driver Output Enable. A high level enables the driver differential inputs A and B.
A low level places it in a high impedance state.
Driver Input. When the driver is enabled, a logic low on DI forces A low and B high,
while a logic high on DI forces A high and B low.
Ground.
Noninverting Receiver Input A/Driver Output A.
Inverting Receiver Input B/Driver Output B.
5 V Power Supply.
3
4
5
6
7
8
DE
DI
GND
A
B
V
CC
V
CC 1
RO
2
DI
3
Figure 3. ADM4854鈥揂DM4857 Pin Configuration
Table 9. ADM4854鈥揂DM4857 Pin Descriptions
Pin No.
1
2
3
4
5
6
7
8
Mnemonic
V
CC
RO
DI
GND
Y
Z
B
A
Description
5 V Power Supply.
Receiver Output. When enabled, if (A鈭払) 鈮?鈭?0 mV, then RO = high.
If (A鈭払) 鈮?鈭?00 mV, then RO = low.
Driver Input. When the driver is enabled, a logic low on DI forces Y low and Z high,
while a logic high on DI forces Y high and Z low.
Ground.
Driver Noninverting Output.
Driver Inverting Output.
Receiver Inverting Input.
Receiver Noninverting Input.
Rev. 0 | Page 7 of 16
04931-003
6
Z
TOP VIEW
GND
4
(Not to Scale)
5
Y
ADM4854/
ADM4855/
ADM4856/
ADM4857
8
7
A
B
04931-002
A
TOP VIEW
DI
4
(Not to Scale)
5
GND
6
ADM4850/
ADM4851/
ADM4852/
ADM4853
8
7
V
CC
B

ADM4851 PDF文件相关型号

ADM6711,ADM6713,ADM6821,ADM6822

ADM4851相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!