CY7C4251-15JC Datasheet

  • CY7C4251-15JC

  • 64/256/512/1K/2K/4K/8K x 9 Synchronous FIFOs

  • 281.57KB

  • 0页

  • CYPRESS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C4421/4201/4211/4221
CY7C4231/4241/4251
Switching Waveforms
(continued)
Read Cycle Timing
t
CLKH
RCLK
t
ENS
REN1,REN2
t
REF
t
REF
EF
t
A
Q
0
鈥換
8
t
OLZ
t
OE
OE
t
SKEW1
WCLK
[15]
VALID DATA
t
CKL
t
CLKL
t
ENH
NO OPERATION
t
OHZ
WEN1
WEN2
Reset Timing
[16]
t
RS
RS
t
RSS
REN1,
REN2
t
RSS
WEN1
t
RSS
WEN2/LD
[17]
t
RSR
t
RSR
t
RSR
t
RSF
EF,PAE
t
RSF
FF,PAF,
t
RSF
Q
0 -
Q
8
OE=0
Notes:
14. t
SKEW1
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time
between the rising edge of RCLK and the rising edge of WCLK is less than t
SKEW1
, then FF may not change state until the next WCLK rising edge.
15. t
SKEW1
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time
between the rising edge of WCLK and the rising edge of RCLK is less than t
SKEW1
, then EF may not change state until the next RCLK rising edge.
OE=1
[18]
Document #: 38-06016 Rev. *A
Page 9 of 18

CY7C4251-15JC相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!