您的位置：维库电子市场网 > Datasheet > ISL6227CA

ISL6227CA Datasheet

  • ISL6227CA

  • Dual Mobile-Friendly PWM Controller with DDR Option

  • 897.86KB

  • 26页

  • INTERSIL

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

ISL6227
Tuning the Turn-on of Upper MOSFET
The turn-on speed of the upper MOSFET can be adjusted by
the resistor connecting the boot cap to the BOOT pin of the
chip. This resistor can confine the voltage ringing on the boot
capacitor from coupling to the boot pin. This resistor slows
down only the turn-on of the upper MOSFET.
If the upper MOSFET is turned on very fast, it could result in
a very high dv/dt on the phase node, which could couple into
the lower MOSFET gate through the miller capacitor,
causing momentous shoot-through. This phenomenon,
together with the reverse recovery of the body diode of the
lower MOSFET, can over-shoot the phase node voltage to
beyond the voltage rating of the MOSFET. However, a bigger
resistor will slow the turn-on of the MOSFET too much and
lower the efficiency. Trade-offs need to be made in choosing
a suitable resistor value.
the opposite side of the board. For example, prospective
layer arrangement on a 4 layer board is shown below:
1. Top Layer: ISL6227 signal lines
2. Signal Ground
3. Power Layers: Power Ground
4. Bottom Layer: Power MOSFET, Inductors and other
Power traces
It is a good engineering practice to separate the power
voltage and current flowing path from the control and logic
level signal path. The controller IC will stay on the signal
layer, which is isolated by the signal ground to the power
signal traces.
Component Placement
The control pins of the two-channel ISL6227 are located
symmetrically on two sides of the IC; it is desirable to
arrange the two channels symmetrically around the IC.
The power MOSFET should be close to the IC so that the
gate drive signal, the LGATEx, UGATEx, PHASEx, BOOTx,
and ISENx traces can be short.
Place the components in such a way that the area under the
ISL6227 has fewer noise traces with high dv/dt and di/dt,
such as gate signals and phase node signals.
System Loop Gain and Stability
The system loop gain is a product of three transfer functions:
1. the transfer function from the output voltage to the
feedback point,
2. the transfer function of the internal compensation circuit
from the feedback point to the error amplifier output voltage,
3. and the transfer function from the error amplifier output to
the converter output voltage.
These transfer functions are written in a closed form in the
Theory of Operation section on page 18. The external
capacitor, in parallel with the upper resistor of the resistor
divider, C
z
, can be used to tune the loop gain and phase
margin. Other component parameters, such as the inductor
value, can be changed for a wider cross-over frequency of the
system loop gain. A body plot of the loop gain transfer function
with a 45 degree phase margin (a 60 degree phase margin is
better) is desirable to cover component parameter variations.
Signal Ground and Power Ground Connection
At minimum, a reasonably large area of copper, which will
shield other noise couplings through the IC, could be used
as signal ground beneath the ISL6227. The best tie-point
between the signal ground and the power ground is at the
negative side of the output capacitor on each channel, where
there is less noise. Noisy traces beneath the ISL6227 are
not recommended.
Pin 1 and Pin 28, the GND and VCC
At least one high quality ceramic decoupling cap should be
used across these two pins. A via can tie Pin 1 to signal
ground. Since Pin1 and Pin 28 are close together, the
decoupling cap can be put close to the IC.
Testing the Overvoltage on Buck Converters
For synchronous buck converters, if an active source is used
to raise the output voltage for the overvoltage protection test,
the buck converter will behave like a boost converter and
dump energy from the external source to the input. The
overvoltage test can be done on ISL6227 by connecting the
VSEN pin to an external voltage source or signal generator
through a diode. When the external voltage, or signal
generator voltage, is tuned to a higher level than the
overvoltage threshold (the lower MOSFET will be on), it
indicates the overvoltage protection works. This kind of
overvoltage protection does not require an external schottky
in parallel with the output capacitor.
Pin 2 and Pin 27, the LGATE1 and LGATE2
These are the gate drive signals for the bottom MOSFETs of
the buck converter. The signal going through these traces
have both high dv/dt and high di/dt, with high peak charging
and discharging current. These two traces should be short,
wide, and away from other traces. There should be no other
weak signal traces in parallel with these traces on any layer.
Pin 3 and Pin 26, the PGND1 and PGND2
Each pin should be laid out to the negative side of the
relevant output cap with separate traces.The negative side
of the output capacitor must be close to the source node of
the bottom MOSFET. These traces are the return path of
LGATE1 and LGATE2.
Layout Considerations
Power and Signal Layer Placement on the PCB
As a general rule, power layers should be close together,
either on the top or bottom of the board, with signal layers on
24

ISL6227CA 产品属性

  • 48

  • 集成电路 (IC)

  • PMIC - 稳压器 - 专用型

  • -

  • 控制器，DDR，DDR2

  • 5 V ~ 28 V

  • 2

  • 0.9 V ~ 5.5 V

  • -10°C ~ 100°C

  • 表面贴装

  • 28-SSOP（0.154"，3.90mm 宽）

  • 28-SSOP/QSOP

  • 管件

ISL6227CA相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！