MAX9310 Datasheet

  • MAX9310

  • 1:5 Clock Driver with Selectable LVPECL Inputs and LVDS Outp...

  • 173.95KB

  • Maxim

扫码查看芯片数据手册

上传产品规格书

PDF预览

1:5 Clock Driver with Selectable
LVPECL Inputs and LVDS Outputs
MAX9310
Pin Description (continued)
PIN
18, 20
NAME
V
CC
FUNCTION
Positive Supply Voltage. Bypass each V
CC
to GND with 0.1碌F and 0.01碌F ceramic capacitors.
Place the capacitors as close to the device as possible with the smaller value capacitor closest
to the device.
Output Enable Input. Outputs are synchronously enabled on the falling edge of the selected
clock input when
EN
is low. Outputs are synchronously driven to a differential low state on the
falling edge of the selected clock input when
EN
is high. Internal 60k鈩?pulldown to GND
(Figure 2).
19
EN
CLK
V
IHD
- V
ILD
CLK
V
IHD
V
ILD
t
PLHD
t
PHLD
Q_
V
OH
- V
OL
Q_
V
OH
V
OL
80%
0V (DIFFERENTIAL)
20%
Q_ - Q_
t
R
80%
0V (DIFFERENTIAL)
20%
t
F
Figure 1. MAX9310 Timing Diagram
EN
t
S
t
H
t
S
t
H
CLK
CLK
Q_
Q_
t
S
= SETUP TIME
t
H
= HOLD TIME
t
PLHD
OUTPUTS ARE LOW
OUTPUTS STAY LOW
Figure 2. MAX9310
EN
Timing Diagram
6
_______________________________________________________________________________________

MAX9310相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!