MC56F8367MPYE Datasheet

  • MC56F8367MPYE

  • 16-bit Digital Signal Controllers

  • 2743.16KB

  • 180页

  • FREESCALE

扫码查看芯片数据手册

上传产品规格书

PDF预览

Signal Pins
Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA
Signal
Name
RESET
Pin
No.
98
Ball No.
Type
State
During
Reset
Input
Signal Description
J14
Schmitt
Input
Reset
鈥?This input is a direct hardware reset on the processor. When
RESET is asserted low, the device is initialized and placed in the reset
state. A Schmitt trigger input is used for noise immunity. When the
RESET pin is deasserted, the initial chip operating mode is latched
from the EXTBOOT pin. The internal reset signal will be deasserted
synchronous with the internal clocks after a fixed number of internal
clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and the
JTAG/EOnCE module must not be reset. In this case, assert RESET
but do not assert TRST.
Note:
The internal Power-On Reset will assert on initial power-up.
To deactivate the internal pull-up resistor, set the RESET bit in the
SIM_PUDR register. See
Part 6.5.6
for details.
RSTO
97
J13
Output
Output
Reset Output
鈥?This output reflects the internal reset state of the
chip.
External Boot
鈥?This input is tied to V
DD
to force the device to boot
from off-chip memory (assuming that the on-chip Flash memory is not
in a secure state). Otherwise, it is tied to ground. For details, see
Table 4-4.
Note:
When this pin is tied low, the customer boot software should
disable the internal pull-up resistor by setting the XBOOT bit of the
SIM_PUDR; see
Part 6.5.6.
EXTBOOT
124
B11
Schmitt
Input
Input
EMI_MODE
159
B2
Schmitt
Input
Input
External Memory Mode
鈥?This input is tied to V
DD
in order to enable
an extra four address lines, for a total of 20 address lines out of reset.
This function is also affected by EXTBOOT and the Flash security
mode. For details, see
Table 4-4.
If a 20-bit address bus is not desired, then this pin is tied to ground.
Note:
When this pin is tied low, the customer boot software should
disable the internal pull-up resistor by setting the EMI_MODE bit of the
SIM_PUDR; see
Part 6.5.6.
56F8367 Technical Data, Rev. 3.0
Freescale Semiconductor
Preliminary
37

MC56F8367MPYE 产品属性

  • 40

  • 集成电路 (IC)

  • 嵌入式 - 微控制器,

  • 56F8xxx

  • 56800E

  • 16-位

  • 60MHz

  • CAN,EBI/EMI,SCI,SPI

  • POR,PWM,温度传感器,WDT

  • 76

  • 544KB(272K x 16)

  • 闪存

  • -

  • 18K x 16

  • 2.25 V ~ 3.6 V

  • A/D 16x12b

  • 外部

  • -40°C ~ 125°C

  • 160-LQFP

  • 托盘

  • MC56F8367EVME-ND - EVAL BOARD FOR MC56F83X

MC56F8367MPYE相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!