AD9515 Datasheet

  • AD9515

  • 1.6 GHz Clock Distribution IC, Dividers,Delay Adjust, Two Ou...

  • 1882.42KB

  • 29页

  • AD

扫码查看芯片数据手册

上传产品规格书

PDF预览

AD9515
When the delay block is OFF (bypassed), it is also powered
down.
POWER SUPPLY
The AD9515 requires a 3.3 V 卤 5% power supply for V
S
. The
tables in the Specifications section give the performance
expected from the AD9515 with the power supply voltage
within this range. In no case should the absolute maximum
range of 鈭?.3 V to +3.6 V, with respect to GND, be exceeded
on Pin VS.
Good engineering practice should be followed in the layout of
power supply traces and the ground plane of the PCB. The
power supply should be bypassed on the PCB with adequate
capacitance (>10 渭F). The AD9515 should be bypassed with
adequate capacitors (0.1 渭F) at all power pins as close as
possible to the part. The layout of the AD9515 evaluation
board (AD9515/PCB) is a good example.
OUTPUTS
The AD9515 offers three different output level choices:
LVPECL, LVDS, and CMOS. OUT0/OUT0B offers an LVPECL
differential output. The LVPECL differential voltage swing
(V
OD
) can be selected as either 400 mV or 790 mV (see Table 11).
OUT1/OUT1B can be selected as either an LVDS differential
output or a pair of CMOS single-ended outputs. If selected as
CMOS, OUT1 is a noninverted, single-ended output, and
OUT1B is an inverted, single-ended output.
3.3V
OUT
OUTB
GND
Figure 31. LVPECL Output Simplified Equivalent Circuit
3.5mA
OUT
OUTB
3.5mA
Figure 32. LVDS Output Simplified Equivalent Circuit
V
S
OUT1/
OUT1B
05597-028
Figure 33. CMOS Equivalent Output Circuit
05597-027
05597-026
Rev. 0 | Page 23 of 28

AD9515相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!