您的位置：维库电子市场网 > Datasheet > 93C86A-I/P

93C86A-I/P Datasheet

  • 93C86A-I/P

  • 1K-16K Microwire Compatible Serial EEPROMs

  • 411.22KB

  • MICROCHIP

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

93XX46X/56X/66X/76X/86X
3.5
ERASE ALL (ERAL)
The Erase All (ERAL) instruction will erase the entire
memory array to the logical 鈥?鈥?state. The ERAL cycle
is identical to the Erase cycle, except for the different
opcode. The ERAL cycle is completely self-timed and
commences at the falling edge of the CS, except on
鈥?3CXX鈥?devices where the rising edge of CLK before
the last data bit initiates the write cycle. Clocking of the
CLK pin is not necessary after the device has entered
the ERAL cycle.
The DO pin indicates the Ready/Busy status of the
device, if CS is brought high after a minimum of 250 ns
low (T
CSL
).
V
CC
must be
鈮?/div>
4.5V for proper operation of ERAL.
Note:
After the ERAL command is complete,
issuing a Start bit and then taking CS low
will clear the Ready/Busy status from DO.
FIGURE 3-3:
ERAL TIMING FOR 93AAXX AND 93LCXX DEVICES
T
CSL
CS
Check Status
CLK
DI
High-Z
1
0
0
1
0
X
鈥⑩€⑩€?/div>
X
T
SV
DO
Busy
T
EC
Vcc must be
鈮?/div>
4.5V for proper operation of ERAL.
Ready
T
CZ
High-Z
FIGURE 3-4:
ERAL TIMING FOR 93CXX DEVICES
T
CSL
CS
Check Status
CLK
DI
High-Z
1
0
0
1
0
X
鈥⑩€⑩€?/div>
X
T
SV
DO
Busy
T
EC
Ready
T
CZ
High-Z
DS21929D-page 12
漏
2007 Microchip Technology Inc.

93C86A-I/P 产品属性

  • Microchip

  • Tube

93C86A-I/P相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！