93C86A-I/P Datasheet

  • 93C86A-I/P

  • 1K-16K Microwire Compatible Serial EEPROMs

  • 411.22KB

  • MICROCHIP

扫码查看芯片数据手册

上传产品规格书

PDF预览

93XX46X/56X/66X/76X/86X
3.9
WRITE ALL (WRAL)
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
For 93AAXX and 93LCXX devices, after the last data
bit is clocked into DI, the falling edge of CS initiates the
self-timed auto-erase and programming cycle. For
93CXX devices, the self-timed auto-erase and pro-
gramming cycle is initiated by the rising edge of CLK on
the last data bit. Clocking of the CLK pin is not neces-
sary after the device has entered the WRAL cycle. The
WRAL command does include an automatic ERAL
cycle for the device. Therefore, the
WRAL
instruction
does not require an
ERAL
instruction, but the chip must
be in the EWEN status.
The DO pin indicates the Ready/Busy status of the
device if CS is brought high after a minimum of 250 ns
low (T
CSL
).
V
CC
must be
鈮?/div>
4.5V for proper operation of WRAL.
Note:
For devices with PE functionality such as
the 93XX76C or 93XX86C, the write
sequence requires a logic high signal on
the PE pin prior to the rising edge of clock
on the last data bit.
Note:
After the Write All cycle is complete,
issuing a Start bit and then taking CS low
will clear the Ready/Busy status from DO.
FIGURE 3-10:
WRAL TIMING FOR 93AAXX AND 93LCXX DEVICES
T
CSL
CS
CLK
DI
1
0
0
0
1
X
鈥⑩€⑩€?/div>
x
Dx
鈥⑩€⑩€?/div>
D0
T
SV
DO
High-Z
Busy
T
WL
V
CC
must be
鈮?/div>
4.5V for proper operation of WRAL.
Ready
T
CZ
H
IGH
-Z
FIGURE 3-11:
WRAL TIMING FOR 93CXX DEVICES
T
CSL
CS
CLK
DI
1
0
0
0
1
X
鈥⑩€⑩€?/div>
x
Dx
鈥⑩€⑩€?/div>
D0
T
SV
DO
High-Z
Busy
Ready
T
CZ
H
IGH
-Z
T
WL
DS21929D-page 16
2007 Microchip Technology Inc.

93C86A-I/P 产品属性

  • Microchip

  • Tube

93C86A-I/P相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!