AD420
THEORY OF OPERATION
The AD420 uses a sigma-delta (危鈭? architecture to carry out
the digital-to-analog conversion. This architecture is particularly
well suited for the relatively low bandwidth requirements of the
industrial control environment because of its inherent monoto-
nicity at high resolution.
In the AD420 a second order modulator is used to keep com-
plexity and die size to a minimum. The single bit stream from
the modulator controls a switched current source that is then
filtered by two, continuous time resistor-capacitor sections. The
capacitors are the only external components that have to be
added for standard current-out operation. The filtered current is
amplified and mirrored to the supply rail so that the application
simply sees a 4 mA鈥?0 mA, 0 mA鈥?0 mA, or 0 mA鈥?4 mA
current source output with respect to ground. The AD420 is
manufactured on a BiCMOS process that is well suited to imple-
menting low voltage digital logic with high performance and
high voltage analog circuitry.
The AD420 can also provide a voltage output instead of a cur-
rent loop output if desired. The addition of a single external
amplifier allows the user to obtain 0 V鈥? V, 0 V鈥?0 V,
卤5
V, or
卤
10 V.
The AD420 has a loop fault detection circuit that warns if the
voltage at I
OUT
attempts to rise above the compliance range, due
to an open-loop circuit or insufficient power supply voltage. The
FAULT DETECT is an active low open drain signal so that one
can connect several AD420s together to one pull-up resistor for
global error detection. The pull-up resistor can be tied to the
V
LL
pin, or an external +5 V logic supply.
The I
OUT
current is controlled by a PMOS transistor and
internal amplifier as shown in the functional block diagram. The
internal circuitry that develops the fault output avoids using a
comparator with 鈥渨indow limits鈥?since this would require an
actual output error before the FAULT DETECT output becomes
active. Instead, the signal is generated when the internal ampli-
fier in the output stage of the AD420 has less than approximately
one volt remaining of drive capability (when the gate of the
output PMOS transistor nearly reaches ground). Thus the
FAULT DETECT output activates slightly before the compli-
ance limit is reached. Since the comparison is made within the
feedback loop of the output amplifier, the output accuracy is
maintained by its open-loop gain, and no output error occurs
before the fault detect output becomes active.
The three-wire digital interface, comprising DATA IN, CLOCK,
and LATCH, interfaces to all commonly used serial micropro-
cessors without the addition of any external glue logic. Data is
loaded into an input register under control of CLOCK and is
loaded to the DAC when LATCH is strobed. If a user wants to
minimize the number of galvanic isolators in an intrinsically safe
application, the AD420 can be configured to run in 鈥渁synchro-
nous鈥?mode. This mode is selected by connecting the LATCH
pin to V
CC
through a current limiting resistor. The data must
then be combined with a start and stop bit to 鈥渇rame鈥?the infor-
mation and trigger the internal LATCH signal.
V
CC
23
V
LL 2
REF OUT
14
REFERENCE
4k
40
19
BOOST
AD420
REF IN
15
DATA OUT
10
CLEAR
6
LATCH
7
CLOCK
8
DATA IN
9
RANGE
5
SELECT 1
RANGE
4
SELECT 2
16
CLOCK
18
I
OUT
DATA I/P
REGISTER
16-BIT
DAC
17
V
OUT
SWITCHED
CURRENT
SOURCES
AND
FILTERING
1.25k
3
FAULT
DETECT
20
21
11
OFFSET CAP 1 CAP 2 GND
TRIM
Figure 4. Functional Block Diagram
prev
next
1
2
3
4
5
6
7
8
9
10
11
