AT24C64B Datasheet

  • AT24C64B

  • 2-Wire Serial EEPROM

  • 567.92KB

  • 18页

  • ATMEL

扫码查看芯片数据手册

上传产品规格书

PDF预览

AT24C64B
Pin Description
SERIAL CLOCK (SCL):
The SCL input is used to positive edge clock data into each
EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA):
The SDA pin is bidirectional for serial data transfer. This pin is
open-drain driven and may be wire-ORed with any number of other open-drain or open
collector devices.
DEVICE/ADDRESSES (A2, A1, A0):
The A2, A1 and A0 pins are device address inputs
that are hard wired or left not connected for hardware compatibility with other AT24CXX
devices. When the pins are hardwired, as many as eight 64K devices may be addressed
on a single bus system (device addressing is discussed in detail under the Device
Addressing section). If the pins are left floating, the A2, A1 and A0 pins will be internally
pulled down to GND if the capacitive coupling to the circuit board V
CC
plane is <3pF.
If coupling is >3pF, Atmel recommends connecting the address pins to GND.
WRITE PROTECT (WP):
The write protect input, when connected to GND, allows nor-
mal write operations. When WP is connected high to V
CC
, all write operations to the
upper quandrant (16K bits) of memory are inhibited. If the pin is left floating, the WP pin
will be internally pulled down to GND if the capacitive coupling to the circuit board V
CC
plane is <3pF. If coupling is >3pF, Atmel recommends connecting the pin to GND.
Memory Organization
AT24C64B, 64K SERIAL EEPROM:
The 64K is internally organized as 256 pages of
32 bytes each. Random word addressing requires a 13 bit data word address.
3
3350C鈥揝EEPR鈥?/04

AT24C64B相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!