您的位置：维库电子市场网 > Datasheet > DS1621
DS1621数据手册封面

DS1621 Datasheet

  • DS1621

  • Digital Thermometer and Thermostat

  • 647.51KB

  • Dallas

纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS1621
Data valid:
The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited and is determined
by the master device. The information is transferred byte鈥搘ise and each receiver acknowledges with a
ninth鈥揵it.
Within the bus specifications a regular mode (100 kHz clock rate) and a fast mode (400 kHz clock rate)
are defined. The DS1621 works in both modes.
Acknowledge:
Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
DATA TRANSFER ON 2鈥揥IRE SERIAL BUS
Figure 4
Figure 4 details how data transfer is accomplished on the 2鈥搘ire bus. Depending upon the state of the
R/W bit, two types of data transfer are possible:
1.
Data transfer from a master transmitter to a slave receiver.
The first byte transmitted by the
master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge
bit after each received byte.
2.
Data transfer from a slave transmitter to a master receiver.
The first byte, the slave address,
is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of
data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all
received bytes other than the last byte. At the end of the last received byte, a 鈥?acknowledge鈥?is
not
returned.
7 of 16
102299

DS1621 产品属性

  • Lead (SnPb) Finish for COTSObsolescence Mitigation Program

  • 50

  • 集成电路 (IC)

  • PMIC - 热管理

  • -

  • 温度计，恒温计

  • 内部

  • -55°C ~ 125°C

  • ±2°C（最小值）

  • ADC（三角积分型），比较器，寄存器库

  • I²C?/SMBus?

  • 是

  • 无

  • 2.7 V ~ 5.5 V

  • -55°C ~ 125°C

  • 通孔

  • 8-DIP（0.300"，7.62mm）

  • 8-DIP

  • 管件

DS1621相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！