您的位置：维库电子市场网 > Datasheet > ISPPAC30-01PI

ISPPAC30-01PI Datasheet

  • ISPPAC30-01PI

  • Lattice Semiconductor [In-System Programmable Analog Circui...

  • 375.46KB

  • LATTICE   LATTICE

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Lattice Semiconductor
Table 3. Precision Filter Con铿乬uration Ranges
Feedback
Capacitor #
1
2
3
4
5
6
7
OA1 Feedback
Capacitor Value (pF)
4.320pF
7.156pF
11.97pF
18.16pF
27.29pF
42.37pF
64.01pF
Minimum Corner
Frequency (kHz)
63
41
25
17
11
7
5
ispPAC30 Preliminary Data Sheet
Maximum Corner
Frequency (kHz)
619
401
250
169
114
74
49
Frequency Step
(kHz)
4.86
3.13
1.95
1.31
0.88
0.58
0.38
Power-Down Mode
The ispPAC30 features a power-down mode whereby the current consumption of the device is reduced to a few
microamps. In this mode, the logic sections of the device are still fully active, but draw very little power. This means
communication can be maintained with the device while it is in the powered-down state. In the analog sections, the
bias currents are reduced or turned off and all sections that can be, are shut down. The analog outputs go to a high
impedance state in power-down mode. The maximum current in shutdown mode and the time required to resume
normal operation all are speci铿乪d in the speci铿乧ations section of this data sheet. Programming or erasing of the E
2
con铿乬uration memory is not supported when an ispPAC30 is powered down. Power-down mode is commanded by
lowering the
PD
pin to a logic low, or by commanding it through JTAG or SPI serial mode commands.
In addition to full power-down mode, either of the output ampli铿乪rs can be shut down independently of all other cir-
cuitry. This can be done at any time by setting internal E
2
bits under JTAG or SPI command to reduce power con-
sumption while the rest of the ispPAC30 is in normal operation. This could also be accomplished at the time the
device is programmed initially via dialog box commands available in the PAC-Designer software. Note: Any IA or
MDAC that has nothing connected to its input is also automatically shut down.
JTAG User Con铿乬urable Bits
There are a number of user-con铿乬ured E
2
bits that control all aspects of ispPAC30. These bits can all be accessed
somewhere in either the pull-down menus or directly in the schematic design entry screen of the PAC-Designer soft-
ware used to interface to the ispPAC30. See the online help associated with the ispPAC30 in PAC-Designer for more
details of how to set/program various operation modes. The list of control E
2
bits available are listed in Tables 4 and 5.
20

ISPPAC30-01PI 产品属性

  • Lattice

  • SPLD - 简单可编程逻辑器件

  • ISPPA

  • 7 ns

  • 3 V to 3.6 V

  • + 85 C

  • - 40 C

  • PDIP-28

  • Through Hole

  • 13

ISPPAC30-01PI相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！