您的位置：维库电子市场网 > Datasheet > ISPPAC30-01PI

ISPPAC30-01PI Datasheet

  • ISPPAC30-01PI

  • Lattice Semiconductor [In-System Programmable Analog Circui...

  • 375.46KB

  • LATTICE   LATTICE

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Lattice Semiconductor
ispPAC30 Preliminary Data Sheet
(see timing speci铿乧ations). As with the programming instructions above, calibration does not begin until entry of the
Run-Test/Idle state. The completion of the calibration is not dependent, however, on any further TAP control. This
means the state of the TAP can be returned immediately to the Test-Logic-Reset state. The only consideration
would be to not clock the TAP during critical analog operations. The 铿乺st several milliseconds of the calibration rou-
tine are consumed waiting for con铿乬urations to settle, though, leaving more than enough time to clock the TAP back
to the Test-Logic-Reset state. The bit code for this instruction is shown in Table 6.
The POWERDN (power down command) and POWERUP (power up command) are unique instructions speci铿乪d
by Lattice for the ispPAC30 to command the normal and low-power or shut-down states of the device. As with other
instructions above, these instructions do not begin until entry of the Run-Test/Idle state. Timing for coming out of
power-down mode as well as supply current used in this mode are speci铿乪d in the spec tables of this data sheet.
All analog is shut down and outputs are in a high-impedance mode during power-down state. Device digital cir-
cuitry is not shut down and consumes no power unless it is clocked, and even then only a minimal amount. The bit
code for these instructions is shown in Table 6.
The last unique Lattice instructions are ERASECFG (erase or clear CFG), ERASEUES (erase or clear the UES)
and CFGBE (erase or clear all user memory). These instructions set all the bits of their respective E
2
storage cells
to all zeros. Operation of the device is not interrupted during any of these instructions. The CFGBE is used to return
all user controlled bits to a zero state at the same time (CFG, UES and ESF) and is the only way to erase the ESF
bit. The condition after a CFGBE instruction is the default condition of parts shipped from the factory. The same
programming timing constraints apply to these instructions as for the PROG programming instructions listed above.
The bit code for these instructions are shown in Table 6. Important Note: Programming E
2
con铿乬uration memory
can only program ones into a device, not zeros. Erase instructions are required to change all bits to zero 铿乺st. The
normal sequence to re-program E
2
con铿乬uration memory is 铿乺st erase either the CFG or UES E
2
cells and then
program them with the desired bit sequence and PRG instructions.
Once again, the JTAG PROG, LATCHCFG, ERASE, POWERUP, POWERDN, RELOADCFG and ENCAL instruc-
tions do not execute until entry of the Run-Test/Idle state. All other instructions are executed in the Update-IR state,
allowing shifts and other operations to occur without having to leave the inner loop of the JTAG controller.
It is recommended that when all serial interface operations are completed, the TAP controller be reset and left in
the Test-Logic-Reset state (the power-up default) and the TCK and TMS inputs idled. This will insure the best ana-
log performance possible by minimizing the effects of digital logic 鈥渇eed-through.鈥?/div>
29

ISPPAC30-01PI 产品属性

  • Lattice

  • SPLD - 简单可编程逻辑器件

  • ISPPA

  • 7 ns

  • 3 V to 3.6 V

  • + 85 C

  • - 40 C

  • PDIP-28

  • Through Hole

  • 13

ISPPAC30-01PI相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！