您的位置：维库电子市场网 > Datasheet > CS5550

CS5550 Datasheet

  • CS5550

  • Two-channel, Low-cost A/D Converter

  • 536.00KB

  • 25页

  • CIRRUS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS5550
3.4 Calibration
3.4.1 Overview of Calibration Process
The CS5550 offers digital calibration for offset and
gain. Since both channels have separate offset
and gain registers associated with them, system
offset or system gain can be performed on either
channel without the calibration results from one
channel affecting the other.
maximum
instantaneous voltage level that needs
to be measured across the inputs (including the
maximum over-range level that must be accurately
measured).
For offset calibrations, the 鈥?鈥?and 鈥?鈥?pins of the
AIN
卤
channels should be connected to their
ground reference level. (See Figure 4.)
Calibrating both offset and gain at the same time
will cause undesirable calibration results.
External
C onnections
+
F ull +
Scale -
A IN +
XG AIN
-
CM
3.4.2 Calibration Sequence
1. Before Calibration the CS5550 must be operat-
ing in its
active
state, and ready to accept valid
commands. The 鈥楧RDY鈥?bit in the Status Register
should also be cleared.
2. Apply appropriate calibration signals to the in-
puts of the AIN1 and AIN2 channels (discussed
next in Sections 3.4.3 and 3.4.4.)
3. Send the 8-bit calibration command to the
CS5550 serial interface. Various bits within this
command specify the exact type of calibration. The
calibration command should not be sent to the de-
vice while performing A/D conversions.
4. After the CS5550 finishes the desired internal
calibration sequence, the DRDY bit is set in the
Status Register to indicate that the calibration se-
quence is complete. The results of the calibration
are now available in the appropriate gain/offset
registers.
+
-
+
-
AIN-
Figure 3. System Calibration of Gain.
External
Connections
+
AIN+
0V +
-
-
CM +
-
AIN-
XGAIN
-
+
Figure 4. System Calibration of Offset.
3.4.3 Calibration Signal Input Level
For gain calibrations, there is an absolute limit on
the voltage levels that are selected for the gain cal-
ibration input signals. The maximum value that the
gain register can attain is 4. Therefore, for either
channel, if the voltage level of a gain calibration in-
put signal is low enough that it causes the CS5550
to attempt to set either gain register higher than 4,
the gain calibration result will be invalid and all
CS5550 results obtained while performing A/D
conversions will be invalid.
3.4.5 Description of Calibration Algo-
rithms
Note:
For proper calibration, the value of the
AIN1/AIN2 Gain Registers must be set to default (1.0)
before running the
gain
calibration(s), and the value in
the
Offset
Registers must be set to default (0) before
running
offset
calibrations. This can be accomplished
by a software or hardware reset of the device. The
values in the calibration registers
do
affect the results
of the calibration sequences.
3.4.4 Input Configurations for Calibrations
Figure 3 shows the basic setup for gain calibration.
When performing a gain calibration a
positive
DC
voltage level must be applied at the inputs of the
AIN1 and/or AIN2 channels. This voltage should
be set to the level that represents the
absolute
3.4.5.1 Offset Calibration Sequence
The Offset Registers hold the negative of the sim-
ple average of N samples taken while the offset
calibration was executed. The inputs should be
grounded during offset calibration. The offset value
12
DS630F1

CS5550 PDF文件相关型号

CS5550-IS,CS5550-ISZ

CS5550相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！