CS5550 Datasheet

  • CS5550

  • Two-channel, Low-cost A/D Converter

  • 536.00KB

  • 25页

  • CIRRUS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS5550
5. REGISTER DESCRIPTION
1. 鈥淒efault**鈥?=> bit status after power-on or reset
2. Any bit not labeled is Reserved. A zero should always be used when writing to one of these bits.
5.1 Configuration Register
Address: 0
23
15
7
22
14
6
2HPF
21
13
5
1HPF
20
12
IMODE
4
iCPU
19
11
IINV
3
K3
18
10
2
K2
17
9
1
K1
16
gain
8
0
K0
Default** = 0x000001
gain
Sets the gain of the AIN1 PGA
0 = gain is 10
1 = gain is 50
[IMODE IINV] Soft interrupt configuration bits. Select the desired pin behavior for indication of an interrupt.
00 = active low level (default)
01 = active high level
10 = falling edge (INT is normally high)
11 = rising edge (INT is normally low)
1HPF
Control the use of the High Pass Filter on AIN1 Channel.
0 = HPF disabled
1 = HPF enabled
Control the use of the High Pass Filter on AIN2 Channel.
0 = HPF disabled
1 = HPF enabled
Inverts the CPUCLK clock. In order to reduce the level of noise present when analog signals
are sampled, the logic driven by CPUCLK should not be active during the sample edge.
0 = normal operation (default)
1 = minimize noise when CPUCLK is driving rising edge logic
Clock divider. A 4-bit binary number used to divide the value of MCLK to generate the internal
clock DCLK. The internal clock frequency is DCLK = MCLK/K. The value of K can range be-
tween 1 and 16. Note that a value of 鈥?000鈥?will set K to 16 (not zero).
2HPF
iCPU
K[3:0]
20
DS630F1

CS5550 PDF文件相关型号

CS5550-IS,CS5550-ISZ

CS5550相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!