MPC9772 Datasheet_PDF文件下载_芯片资料查询

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order number: MPC9772

Rev 3, 05/2004

3.3V 1:12 LVCMOS PLL Clock

Generator

The MPC9772 is a 3.3V compatible, 1:12 PLL based clock generator

targeted for high performance low-skew clock distribution in mid-range to

high-performance networking, computing and telecom applications. With

output frequencies up to 240 MHz and output skews less than 250 ps the

device meets the needs of the most demanding clock applications.

Features

鈥?/div>

1:12 PLL based low-voltage clock generator

3.3V power supply

Internal power-on reset

Generates clock signals up to 240 MHz

Maximum output skew of 250 ps

On-chip crystal oscillator clock reference

Two LVCMOS PLL reference clock inputs

External PLL feedback supports zero-delay capability

Various feedback and output dividers (see application section)

Supports up to three individual generated output clock frequencies

Synchronous output clock stop circuitry for each individual output for

power down support

Drives up to 24 clock lines

Ambient temperature range

鈥?/div>

40掳C to +85掳C

Pin and function compatible to the MPC972

MPC9772

3.3V 1:12 LVCMOS

PLL CLOCK GENERATOR

FA SUFFIX

52 LEAD LQFP PACKAGE

CASE 848D

Functional Description

The MPC9772 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the

MPC9772 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The

reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the

VCO frequency range. The MPC9772 features an extensive level of frequency programmability between the 12 outputs as well as

the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.

The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the feed-

back frequency is independent of the output frequencies. This allows for very flexible programming of the input reference versus out-

put frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addition the output

frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-binary factor. The

MPC9772 also supports the 180掳 phase shift of one of its output banks with respect to the other output banks. The QSYNC outputs

reflects the phase relationship between the QA and QC outputs and can be used for the generation of system baseline timing signals.

The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two alter-

native LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass con-

figuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers

bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do

not apply.

The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the

MPC9772. The MPC9772 has an internal power-on reset.

The MPC9772 is fully 3.3V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS

signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50

鈩?/div>

transmission lines. For series

terminated transmission lines, each of the MPC9772 outputs can drive one or two traces giving the devices an effective fanout of 1:24.

The device is pin and function compatible to the MPC972 and is packaged in a 52-lead LQFP package.

漏 Motorola, Inc. 2004

型号

版本

描述

厂商

下载
MPC903

英文版

Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]

MPC903
MPC904

英文版

1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER

MPC904
MPC905

英文版

1:6 PCI Clock Qenerator/Fanout Buffer

MPC905
MPC909

英文版

Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...

MPC909
MPC911

英文版

Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...

MPC911
MPC930

英文版

Low Voltage PLL Clock Drlver

MPC930
MPC931

英文版

Low Voltage PLL Clock Drlver

MPC931
MPC932

英文版

Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]

MPC932
MPC940

英文版

Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]

MPC940
MPC941

英文版

Low Voltage 1:27 Clock Dlstrlbutlon Chlp

MPC941
MPC946

英文版

Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]

MPC946
MPC947

英文版

Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]

MPC947
MPC948

英文版

Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]

MPC948
MPC949

英文版

Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]

MPC949
MPC950

英文版

Low Voltage PLL Clock Drlver

MPC950
MPC951

英文版

Low Voltage PLL Clock Drlver

MPC951
MPC952

英文版

Low Voltage PLL Clock Drlver

MPC952
MPC953

英文版

Low Voltage PLL Clock Drlver

MPC953
MPC954

英文版

Low Voltage PLL Clock Drlver

MPC954
MPC958

英文版

Low Voltage PLL Clock Drlver

MPC958

MPC9772 Datasheet

PDF预览

MPC9772相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

MPC9772 Datasheet

PDF预览

MPC9772相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X