MC145193F Datasheet

  • MC145193F

  • Motorola, Inc [1.1 GHZ PLL FREQUENCY SYNTHESIZER]

  • 250.01KB

  • MOTOROLA

扫码查看芯片数据手册

上传产品规格书

PDF预览

脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
脟脟脟
R8
R7
R0
X
X
R15
R8
R7
R0
R Register Bits of Device #2
in Figure 22
R Register Bits of Device #1
in Figure 22
22
Figure 25. Accessing the R Registers of Two Cascaded
MC145193 or MC145202鈥? Devices
ENB
Note 1 Note 2
CLK
1
2
7
8
9
15
16
17
23
24
25
31
32
33
39
40
MC145193
Din
R15
R14
Figure 25.
Notes Applicable to Each Device:
1. At this point, bits R13, R14 and R15 are stored and sent to the 鈥樷€極SC or 4鈥揝tage Divider鈥?block in the Block Diagram. Bits R0 through
R12 are loaded into the first buffer in the double鈥揵uffered section of the R register. Therfore, the R counter divide is not altered yet and
retains the previous ratio loaded. The C and A registers are not affected.
2. Optional load pulse. At this point, the bits R0 through R12 are transfered to the second buffer of the R register. The R counter begins dividing
by the new ratio after completing the rest of the present count cycle. CLK must be low during the ENB pulse, as shown. The C and A registers
are not affected. The first buffer of the R register is not affected. Also, see note of Figure 24 for an alternate method of loading the second
buffer in the R register.
MOTOROLA WIRELESS SEMICONDUCTOR
SOLUTIONS 鈥?RF AND IF DEVICE DATA

MC145193F相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!