MPC9600 Datasheet_PDF文件下载_芯片资料查询

= 3.0 ( 25

梅

(18+17+25)

= 1.31 V

At the load end the voltage will double due to the near unity

reflection coefficient, to 2.6 V. It will then increment towards

the quiescent 3.0 V in steps separated by one round trip

delay (in this case 4.0 ns).

Z0

RS

R0

VL

3.0

OutA

tD = 3.8956

OutB

tD = 3.9386

terminated transmission lines can be used. The parallel

technique terminates the signal at the end of the line with a

50鈩?resistance to VCC

梅2.

This technique draws a fairly high level of DC current and

thus only a single terminated line can be driven by each

output of the MPC9600 clock driver. For the series

terminated case however there is no DC current draw, thus

the outputs can drive multiple series terminated lines.

Figure 8. 鈥淪ingle versus Dual Transmission Lines鈥?illustrates

an output driving a single series terminated line versus two

series terminated lines in parallel. When taken to its extreme

the fanout of the MPC9600 clock driver is effectively doubled

due to its capability to drive multiple lines.

MPC9600

OUTPUT

BUFFER

IN

14鈩?/div>

2.5

VOLTAGE (V)

2.0

In

1.5

Freescale Semiconductor, Inc...

RS = 36

鈩?/div>

ZO = 50

鈩?/div>

OutA

1.0

MPC9600

OUTPUT

BUFFER

IN

14鈩?/div>

RS = 36

鈩?/div>

ZO = 50

鈩?/div>

OutB0

0.5

0

RS = 36

鈩?/div>

ZO = 50

鈩?/div>

OutB1

2

4

6

8

TIME (nS)

10

12

14

Figure 9. Single versus Dual Waveforms

Figure 8. Single versus Dual Transmission Lines

The waveform plots in Figure 9. 鈥淪ingle versus Dual Line

Termination Waveforms鈥?show the simulation results of an

output driving a single line versus two lines. In both cases the

drive capability of the MPC9600 output buffer is more than

sufficient to drive 50

鈩?/div>

transmission lines on the incident

edge. Note from the delay measurements in the simulations a

delta of only 43 ps exists between the two differently loaded

outputs. This suggests that the dual line driving need not be

used exclusively to maintain the tight output-to-output skew

of the MPC9600. The output waveform in Figure 9. 鈥淪ingle

versus Dual Line Termination Waveforms鈥?shows a step in

the waveform, this step is caused by the impedance

mismatch seen looking into the driver. The parallel

combination of the 36鈩?series resistor plus the output

impedance does not match the parallel combination of the

line impedances. The voltage wave launched down the two

lines will equal:

VL = VS ( Z0

梅

(RS+R0 +Z0))

Since this step is well above the threshold region it will not

cause any false clock triggering, however designers may be

uncomfortable with unwanted reflections on the line. To

better match the impedances when driving multiple lines the

situation in Figure 10. 鈥淥ptimized Dual Line Termination鈥?/div>

should be used. In this case the series terminating resistors

are reduced such that when the parallel combination is added

to the output buffer impedance the line impedance is

perfectly matched.

MPC9600

OUTPUT

BUFFER

14鈩?/div>

RS = 22

鈩?/div>

ZO = 50

鈩?/div>

RS = 22

鈩?/div>

ZO = 50

鈩?/div>

14

鈩?/div>

+ 22

鈩?/div>

k

22

鈩?/div>

= 50

鈩?/div>

k

50

鈩?/div>

25

鈩?/div>

= 25

鈩?/div>

Figure 10. Optimized Dual Line Termination

MOTOROLA

For More Information On This Product,

10

Go to: www.freescale.com

TIMING SOLUTIONS

prev next

MPC9600相关型号PDF文件下载

型号

版本

描述

厂商

下载
MPC903

英文版

Motorola, Inc [1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER]

MPC903
MPC904

英文版

1:6 PCI CLOCK GENERATOR/ FANOUT BUFFER

MPC904
MPC905

英文版

1:6 PCI Clock Qenerator/Fanout Buffer

MPC905
MPC909

英文版

Motorola, Inc [LOW VOLTAGE CMOS 1:18 CLOCK DISTRIBUTION CHI...

MPC909
MPC911

英文版

Motorola, Inc [LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HST...

MPC911
MPC930

英文版

Low Voltage PLL Clock Drlver

MPC930
MPC931

英文版

Low Voltage PLL Clock Drlver

MPC931
MPC932

英文版

Motorola, Inc [LOW VOLTAGE PLL CLOCK DRIVER]

MPC932
MPC940

英文版

Motorola, Inc [LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP]

MPC940
MPC941

英文版

Low Voltage 1:27 Clock Dlstrlbutlon Chlp

MPC941
MPC946

英文版

Motorola, Inc [LOW VOLTAGE 1:10 CMOS CLOCK DRIVER]

MPC946
MPC947

英文版

Motorola, Inc [LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP]

MPC947
MPC948

英文版

Motorola, Inc [LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP]

MPC948
MPC949

英文版

Motorola, Inc [LOW VOLTAGE 1:15 PECL TO CMOS CLOCK DRIVER]

MPC949
MPC950

英文版

Low Voltage PLL Clock Drlver

MPC950
MPC951

英文版

Low Voltage PLL Clock Drlver

MPC951
MPC952

英文版

Low Voltage PLL Clock Drlver

MPC952
MPC953

英文版

Low Voltage PLL Clock Drlver

MPC953
MPC954

英文版

Low Voltage PLL Clock Drlver

MPC954
MPC958

英文版

Low Voltage PLL Clock Drlver

MPC958

MPC9600 Datasheet

PDF预览

MPC9600相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

MPC9600 Datasheet

PDF预览

MPC9600相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X