您的位置：维库电子市场网 > Datasheet > SC16C754BIBM-S

SC16C754BIBM-S Datasheet

  • SC16C754BIBM-S

  • 259.80KB

  • 50页

  • Philips

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Philips Semiconductors
SC16C754
Quad UART with 64-byte FIFO
7.11 Divisor latches (DLL, DLH)
These are two 8-bit registers which store the 16-bit divisor for generation of the baud
clock in the baud rate generator. DLH stores the most signi铿乧ant part of the divisor.
DLL stores the least signi铿乧ant part of the divisor.
Note that DLL and DLH can only be written to before sleep mode is enabled, i.e.,
before IER[4] is set.
7.12 Transmission control register (TCR)
This 8-bit register is used to store the RX FIFO threshold levels to stop/start
transmission during hardware/software 铿俹w control.
Table 20
shows transmission
control register bit settings.
Table 20:
Bit
7-4
3-0
Transmission Control Register bits description
Description
RX FIFO trigger level to
resume
transmission (0-60).
RX FIFO trigger level to
halt
transmission (0-60).
Symbol
TCR[7:4]
TCR[3:0]
TCR trigger levels are available from 0-60 bytes with a granularity of four.
Remark:
TCR can only be written to when EFR[4] = 1 and MCR[6] = 1. The
programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no
built-in hardware check to make sure this condition is met. Also, the TCR must be
programmed with this condition before Auto-RTS or software 铿俹w control is enabled
to avoid spurious operation of the device.
7.13 Trigger level register (TLR)
This 8-bit register is pulsed to store the transmit and received FIFO trigger levels
used for DMA and interrupt generation. Trigger levels from 4-60 can be programmed
with a granularity of 4.
Table 21
shows trigger level register bit settings.
Table 21:
Bit
7-4
3-0
Trigger Level Register bits description
Description
RX FIFO trigger levels (4-60), number of characters available.
TX FIFO trigger levels (4-60), number of spaces available.
Symbol
TLR[7:4]
TLR[3:0]
Remark:
TLR can only be written to when EFR[4] = 1 and MCR[6] = 1. If TLR[3:0] or
TLR[7:4] are logical 0, the selectable trigger levels via the FIFO control register (FCR)
are used for the transmit and receive FIFO trigger levels. Trigger levels from 4-60
bytes are available with a granularity of four. The TLR should be programmed for
N
鈦?/div>
4
,
where N is the desired trigger level.
9397 750 11618
漏 Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Product data
Rev. 04 鈥?19 June 2003
30 of 49

SC16C754BIBM-S 产品属性

  • NXP

  • UART 接口集成电路

  • 4

  • 5 Mbps

  • 5.5 V

  • 2.25 V

  • 6 mA

  • + 85 C

  • - 40 C

  • LQFP-64

  • Bulk

  • SMD/SMT

  • 2.5 V, 3.3 V, 5 V

  • 250

  • SC16C754BIBM,151

SC16C754BIBM-S相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！