DS26502 Datasheet

  • DS26502

  • T1/E1/J1/64KCC BITS单元

  • 1043.62KB

  • 125页

  • MAXIM   MAXIM

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS26502 T1/E1/J1/64KCC BITS Element
1. FEATURES
1.1 General
64-pin, 10mm x 10mm LQFP package
3.3V supply with 5V-tolerant inputs and outputs
Evaluation kits
IEEE 1149.1 JTAG Boundary Scan
Driver source code available from the factory
1.2 Line Interface
Requires a single master clock (MCLK) for E1, T1, or J1 operation. Master clock can be
2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz. Option to use 1.544MHz, 3.088MHz,
6.176MHz, or 12.352MHz for T1-only operation.
Fully software configurable
Short- and long-haul applications
Automatic receive sensitivity adjustments
Ranges include 0dB to -43dB or 0dB to -12dB for E1 applications; 0dB to -36dB or 0dB to -15dB
for T1 applications
Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
Internal receive termination option for 75鈩? 100鈩? 110鈩? and 120鈩?lines
Monitor application gain settings of 20dB, 26dB, and 32dB
G.703 receive-synchronization signal mode
Flexible transmit-waveform generation
T1 DSX-1 line build-outs
E1 waveforms include G.703 waveshapes for both 75鈩?coax and 120鈩?twisted cables
AIS generation independent of loopbacks
Alternating ones and zeros generation
Square-wave output
Open-drain output option
Transmitter power-down
Transmitter 50mA short-circuit limiter with exceeded indication of current limit
Transmit open-circuit-detected indication
1.3 Jitter Attenuator (T1/E1 Modes Only)
32-bit or 128-bit crystal-less jitter attenuator
Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use
1.544MHz for T1 operation
Can be placed in either the receive or transmit path or disabled
Limit trip indication
7 of 124

DS26502 PDF文件相关型号

DS26502LN

DS26502相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!