DS26502 Datasheet

  • DS26502

  • T1/E1/J1/64KCC BITS单元

  • 1043.62KB

  • 125页

  • MAXIM

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS26502 T1/E1/J1/64KCC BITS Element
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
HW
Mode
7
MPS1
0
MPS1
PIN 16
LIC4
Line Interface Control 4
33h
6
MPS0
0
MPS0
PIN 15
5
TT2
0
鈥?/div>
4
TT1
0
鈥?/div>
3
TT0
0
鈥?/div>
2
RT2
0
鈥?/div>
1
RT1
0
鈥?/div>
0
RT0
0
鈥?/div>
Bits 0 to 2: Receive Termination Select (RT0 to RT1)
RT2
0
0
0
0
1
RT1
0
0
1
1
0
RT0
0
1
0
1
0
INTERNAL RECEIVE
TERMINATION CONFIGURATION
Internal Receive-Side Termination Disabled
Internal Receive-Side 75鈩?Enabled
Internal Receive-Side 100鈩?Enabled
Internal Receive-Side 120鈩?Enabled
Internal Receive-Side 110鈩?Enabled
Internal Receive-Side Termination Disabled
Internal Receive-Side Termination Disabled
Internal Receive-Side Termination Disabled
1
1
1
0
1
1
1
0
1
Bits 3 to 5:Transmit Termination Select (TT0 to TT1)
TT2
0
0
0
0
1
1
1
1
TT1
0
0
1
1
0
0
1
1
TT0
0
1
0
1
0
1
0
1
INTERNAL TRANSMIT
TERMINATION CONFIGURATION
Internal Transmit-Side Termination Disabled
Internal Transmit-Side 75鈩?Enabled
Internal Transmit-Side 100鈩?Enabled
Internal Transmit-Side 120鈩?Enabled
Internal Transmit-Side 110鈩?Enabled
Internal Transmit-Side Termination Disabled
Internal Transmit-Side Termination Disabled
Internal Transmit-Side Termination Disabled
Bits 6 and 7: MCLK Prescaler (MPS0 to MPS1) (T1 Mode)
MCLK (MHz)
1.544
3.088
6.176
12.352
2.048
4.096
8.192
16.384
MPS1
0
0
1
1
0
0
1
1
MPS0
0
1
0
1
0
1
0
1
JACKS (LIC2.3)
0
0
0
0
1
1
1
1
Bits 6 and 7: MCLK Prescaler (MPS0 to MPS1) (E1 Mode)
MCLK (MHz)
2.048
4.096
8.192
16.384
MPS1
0
0
1
1
MPS0
0
1
0
1
JACKS (LIC2.3)
0
0
0
0
85 of 124

DS26502 PDF文件相关型号

DS26502LN

DS26502相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!