DS26502 Datasheet

  • DS26502

  • T1/E1/J1/64KCC BITS单元

  • 1043.62KB

  • 125页

  • MAXIM

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS26502 T1/E1/J1/64KCC BITS Element
T1 Mode
L2
L1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
L0
0
1
0
1
0
1
0
1
APPLICATION
DSX-1 (0 to 133 feet)/0dB CSU
DSX-1 (133 to 266 feet)
DSX-1 (266 to 399 feet)
DSX-1 (399 to 533 feet)
DSX-1 (533 to 655 feet)
Reserved
Reserved
Reserved
N (1)
1:2
1:2
1:2
1:2
1:2
RETURN LOSS
N.M.
N.M.
N.M.
N.M.
N.M.
Rt (1)
0
0
0
0
0
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
HW
Mode
7
鈥?/div>
0
0
TLBC
Transmit Line Build-Out Control
34h
6
AGCE
0
0
5
GC5
0
0
4
GC4
0
0
3
GC3
0
0
2
GC2
0
0
1
GC1
0
0
0
GC0
0
0
Bits 0 to 5: Gain Control Bits 0鈥? (GC0鈥揋C5).
The GC0 through GC5 bits control the gain setting for the non-automatic
gain mode. Use the tables below for setting the recommended values. The LB (line build-out) column refers to the value in the
L0鈥揕2 bits in LIC1 (Line Interface Control 1) register.
NETWORK MODE
LB
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
4
5
0
1
GC5
1
0
0
1
1
1
0
1
0
0
0
0
1
1
0
1
1
1
1
1
0
0
GC4
0
1
1
0
0
0
1
1
1
1
1
1
0
0
0
1
0
0
0
0
1
1
GC3
0
1
1
0
0
0
0
1
1
0
0
1
0
0
1
1
0
0
1
1
1
1
GC2
1
0
0
0
1
1
0
1
1
1
1
0
0
0
1
1
0
0
0
0
0
0
GC1
1
1
1
0
1
1
1
1
1
0
0
1
1
0
0
1
0
0
1
0
1
1
GC0
0
1
0
0
1
1
1
1
0
1
1
0
0
0
0
1
1
1
0
0
0
0
T1, Impedance Match Off
T1, Impedance Match On
E1, Impedance Match Off
E1, Impedance Match On
Bit 6: Automatic Gain Control Enable (AGCE)
0 = use Transmit AGC, TLBC bits 0鈥? are 鈥渄on鈥檛 care鈥?/div>
1 = do not use Transmit AGC, TLBC bits 0鈥? set nominal level
Bit 7: Unused, must be set = 0 for proper operation.
82 of 124

DS26502 PDF文件相关型号

DS26502LN

DS26502相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!