DS26502 Datasheet

  • DS26502

  • T1/E1/J1/64KCC BITS单元

  • 1043.62KB

  • 125页

  • MAXIM

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS26502 T1/E1/J1/64KCC BITS Element
10. I/O PIN CONFIGURATION OPTIONS
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
HW
Mode
7
鈥?/div>
0
0
IOCR1
I/O Configuration Register 1
01h
6
RSMS2
0
0
5
RSMS1
0
RSM
PIN 1
4
RLOFF
0
0
3
CSM_TSDW
0
0
2
TSM
0
TSM
PIN 2
1
TSIO
0
0
0
ODF
0
0
Bit 0: Output Data Format (ODF)
0 = bipolar data at TPOS and TNEG
1 = NRZ data at TPOS; TNEG = 0
Bit 1: TS_8K_4 I/O Select (TSIO).
This bit determines whether the TS_8K_4 pin is an input or and output. See
Table 10-1.
0 = TS_8K_4 is an input
1 = TS_8K_4 is an output
Bit 2: TS_8K_4 Mode Select (TSM).
In T1 or E1 operation, selects frame or multiframe mode for the TS_8K_4 pin. In
6312kHz or 64KCC mode, this bit should be set = 0. See
Table 10-1.
0 = frame mode
1 = multiframe mode
Bit 3: Composite Clock Sync Mode_ Transmit Signaling Double-Wide Sync (CSM_TSDW).
In 64 kHz Composite Clock
mode, this bit determines whether the TS_8K_4 pin is an 8kHz or a 400Hz reference input (TS_8K_4 pin in input mode,
IOCR1 = 0), or an 8kHz or 400Hz reference output (TS_8K_4 pin in output mode, IOCR1 = 1). In T1 mode, setting this bit =
1 and setting TSIO = 1 will cause the sync pulse output on TS_8K_4 to be two clocks wide during signaling frames. In E1 or
6312kHz mode this bit should be set = 0. See
Table 10-1.
0 = (CC64K) 8kHz reference, (T1) normal sync pulses
1 = (CC64K) 400Hz reference, (T1) double-wide sync pulses during signaling frames
Bit 4: RLOF_CCE Output Function (RLOFF).
In T1 or E1 receive mode this bit determines the function of the
RLOF_CCE pin. In 64KCC or 6312kHz receive mode, this bit should be set = 0.
0 = receive loss of frame (RLOF)
1 = loss-of-transmit clock (LOTC)
Bit 5: RS_8K Mode Select 1(RSMS1).
In T1 or E1 receive mode, this bit selects a frame or multiframe output pulse at
RS_8K pin. IOCR.6 may be used to select other function for the RS_8K pin.
0 = frame mode
1 = multiframe mode
Bit 6: RS_8K Mode Select 2 (RSMS2).
In T1 and E1 receive mode, this bit along with IOCR.5 selects the function of the
RS_8K pin.
T1 Mode: (when IOCR.5 set = 0)
0 = do not pulse double-wide in signaling frames
1 = do pulse double-wide in signaling frames
E1 Mode: (when IOCR.5 set = 1)
0 = RS_8K outputs CAS multiframe boundaries
1 = RS_8K outputs CRC4 multiframe boundaries
Bit 7: Unused, must be set = 0 for proper operation
.
51 of 124

DS26502 PDF文件相关型号

DS26502LN

DS26502相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!