TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B 鈥?APRIL 2001 鈥?REVISED SEPTEMBER 2001
watchdog block (continued)
When the XRS line is low, the WDFLAG bit is forced low. The WDFLAG bit will only be set if a rising edge on
WDRST signal is detected (after synch and a 4 cycle delay) and the XRS signal is high. If the XRS signal is low
when WDRST goes high, then the WDFLAG bit will remain at 0. In a typical application, the WDRST signal will
connect to the XRS input. Hence to distinguish between a watchdog reset and an external device reset, an
external reset must be longer in duration then the watchdog pulse.
Emulation Considerations
The watchdog module behaves as follows under various debug conditions:
CPU Suspended:
Run-Free Mode:
Real-Time Single-Step Mode:
When the CPU is suspended, the watchdog clock (WDCLK) is
suspended.
When the CPU is placed in run-free mode, then the watchdog module
resumes operation as normal.
When the CPU is in real-time single-step mode, the watchdog clock
(WDCLK) is suspended. The watchdog remains suspended even within
real-time interrupts.
Real-Time Run-Free Mode:
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
53
PRODUCT PREVIEW
When the CPU is in real-time run-free mode, the watchdog operates as
normal.
prev
next