TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B 鈥?APRIL 2001 鈥?REVISED SEPTEMBER 2001
PERIPHERALS
The integrated peripherals of the TMS320F2810 and TMS320F2812 are described in the following subsections:
D
D
D
D
D
D
D
D
D
D
Three 32-bit CPU-Timers
Two event-manager modules (EVA, EVB)
Enhanced analog-to-digital converter (ADC) module
Controller area network (CAN) module
Serial communications interface modules (SCI-A, SCI-B)
Serial peripheral interface (SPI) module
PLL-based clock module
Digital I/O and shared pin functions
External memory interfaces (TMS320F2812 only)
Watchdog (WD) timer module
PRODUCT PREVIEW
32-bit CPU-Timers 0/1/2
This section describes the three 32-bit CPU-timers on the F2810 and F2812 devices (TIMER0/1/2).
CPU-Timers 1 and 2 are reserved for the Real-Time OS (such as DSP-BIOS).
鈥?/div>
CPU-Timer 0 can be used in
user applications.
Reset
Timer Reload
16-Bit Timer Divide-Down
TDDRH:TDDR
32-Bit Timer Period
PRDH:PRD
SYSCLKOUT
TCR.4
(Timer Start Status)
16-Bit Prescale Counter
PSCH:PSC
Borrow
32-Bit Counter
TIMH:TIM
Borrow
TINT
NOTE A: The CPU-Timers are different from the general-purpose (GP) timers that are present in the Event Manager modules (EVA, EVB).
Figure 12. CPU-Timers
鈥?If the application is not using BIOS, then CPU-Timers 1 and 2 can be used in the application.
56
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
prev
next