TMS320C2811 Datasheet

  • TMS320C2811

  • 具有片内 ROM 的 32 位数字信号控制器

  • 2601.82KB

  • 162页

  • TI

扫码查看芯片数据手册

上传产品规格书

PDF预览

TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B 鈥?APRIL 2001 鈥?REVISED SEPTEMBER 2001
32-bit CPU-Timers 0/1/2 (continued)
Table 48. TIMERxTCR Register Bit Definitions
鈥?/div>
BIT
15
NAME
TIF
R/W
R/W=1
RESET
0
DESCRIPTION
Timer Interrupt Flag. This flag gets set when the timer decrements to zero. This bit can be
cleared by software writing a 1, but it can only be set by the timer reaching zero. Writing a 1
to this bit will clear it, writing a zero has no effect.
Timer Interrupt Enable. If the timer decrements to zero, and this bit is set, the timer will assert
its interrupt request.
Reserved
Timer Emulation Modes: These bits are special emulation bits that determine the state of
the timer when a breakpoint is encountered in the high-level language debugger. If the
FREE bit is set to 1, then, upon a software breakpoint, the timer continues to run (that is,
free runs). In this case, SOFT is a
don鈥檛 care.
But if FREE is 0, then SOFT takes effect. In
this case, if SOFT = 0, the timer halts the next time the TIMH:TIM decrements. If the SOFT
bit is 1, then the timer halts when the TIMH:TIM has decremented to zero.
FREE
10
SOFT
R/W
0
0
0
1
1
Note:
9:6
5
Reserved
TRB
R/W
W/R=0
0
0
0
1
0
1
Stop after the next decrement of the TIMH:TIM (hard stop)
Stop after the TIMH:TIM decrements to 0 (soft stop)
Free run
Free run
SOFT
Timer Emulation Mode
14
13:12
11
TIE
Reserved
FREE
R/W
R
R/W
0
0
0
That in the SOFT STOP mode, the timer will generate an interrupt before
shutting down (since reaching 0 is the interrupt causing condition).
Reserved
Timer Reload bit. When you write a 1 to TRB, the TIMH:TIM is loaded with the value in the
PRDH:PRD, and the prescaler counter (PSCH:PSC) is loaded with the value in the timer
divide-down register (TDDRH:TDDR). The TRB bit is always read as zero.
Timer stop status bit. TSS is a 1-bit flag that stops or starts the timer. To stop the timer, set
TSS to 1. To start or restart the timer, set TSS to 0. At reset, TSS is cleared to 0 and the timer
immediately starts.
Reserved
4
TSS
R/W
0
3:0
Reserved
鈥?x = 0, 1, or 2
R/W
0
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
59
PRODUCT PREVIEW

TMS320C2811相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI [Texas ...
  • 英文版
    GRAPHICS SYSTEM PROCESSOR
    TI
  • 英文版
    Graphics Library
  • 英文版
    C Source Debugger User Guide
  • 英文版
    RADIO FREQUENCY I DENTIFICATION SYSTEMS
    TI
  • 英文版
    Family Simulator Getting Started Guide
  • 英文版
    Programming Tool Getting Started Guide
  • 英文版
    Microcontroller Family User抯 Guide
  • 英文版
    C Source Debugger User Guide
  • 英文版
    Microcontroller/Gang Programmer
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!