鈥?/div>
Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
D
Simultaneous receive and transmit operation (transmit function can be disabled in software)
D
Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
D
Nine SPI module control registers: Located in control register frame beginning at address 7040h.
NOTE: All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register
data is in the lower byte (7 鈥?0), and the upper byte (15 鈥?8) is read as zeros. Writing to the upper byte has no effect.
Enhanced feature:
D
16-level transmit/receive FIFO
D
Delayed transmit control
82
POST OFFICE BOX 1443
鈥?/div>
HOUSTON, TEXAS 77251鈥?443
prev
next