MSC8101 Datasheet

  • MSC8101

  • Networking Digital Signal Processor

  • 1873.07KB

  • Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

Signals/Connections
Table 1-5.
Signal
IRQ5
System Bus, HDI16, and Interrupt Signals (Continued)
Description
Interrupt Request 5
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 5
1
The agent that drives the data bus also drives the data parity signals. The value driven on the data
parity five pin should give odd parity (odd number of ones) on the group of signals that includes data
parity 5 and D[40鈥?7].
DMA Request 4
1
An external peripheral uses this pin to request DMA service.
External Data Bus Grant 3
1,2
The MSC8101 asserts this pin to grant data bus ownership to an external bus master.
Interrupt Request 6
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 6
1
The agent that drives the data bus also drives the data parity signals. The value driven on the data
parity six pin should give odd parity (odd number of ones) on the group of signals that includes data
parity 6 and D[48鈥?5].
DMA Acknowledge 3
1
The DMA controller drives this output to acknowledge the DMA transaction on the bus.
Interrupt Request 7
1
One of eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
Data Parity 7
1
The master or slave that drives the data bus also drives the data parity signals. The value driven on
the data parity seven pin should give odd parity (odd number of ones) on the group of signals that
includes data parity 7 and D[56鈥?3].
DMA Acknowledge
1
The DMA controller drives this output to acknowledge the DMA transaction on the bus.
Transfer Acknowledge
Indicates that a data beat is valid on the data bus. For single beat transfers, assertion of TA
indicates the termination of the transfer. For burst transfers, TA is asserted four times to indicate the
transfer of four data beats with the last assertion indicating the termination of the burst transfer.
Transfer Error Acknowledge
Indicates a bus error. masters within the MSC8101 monitor the state of this pin. The MSC8101
internal bus monitor can assert this pin if it identifies a bus transfer that is hung.
Non-Maskable Interrupt
When an external device asserts this line, the MSC8101 NMI input is asserted.
Non-Maskable Interrupt
Driven from the MSC8101 internal interrupt controller. Assertion of this output indicates that a
non-maskable interrupt, pending in the MSC8101 internal interrupt controller, is waiting to be
handled by an external host.
Data Valid
Indicates that a data beat is valid on the data bus. The difference between the TA pin and PSDVAL
is that the TA pin is asserted to indicate data transfer terminations while the PSDVAL signal is
asserted with each data beat movement. Thus, when TA is asserted, PSDVAL is asserted, but when
PSDVAL is asserted, TA is not necessarily asserted. For example when the SDMA initiates a double
word (2x64 bits) transfer to a memory device that has a 32-bit port size, PSDVAL is asserted three
times without TA, and finally both pins are asserted to terminate the transfer.
Data Flow
Input
DP5
Input/Output
DREQ4
Input
EXT_DBG3
IRQ6
Output
Input
DP6
Input/Output
DACK3
IRQ7
Output
Input
DP7
Input/Output
DACK4
TA
Output
Input/Output
TEA
Input/Output
NMI
NMI_OUT
Input
Output
PSDVAL
Input/Output
MSC8101 Technical Data, Rev. 16
1-12
Freescale Semiconductor

MSC8101 PDF文件相关型号

MSC8101D

MSC8101相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!