MSC8101 Datasheet

  • MSC8101

  • Networking Digital Signal Processor

  • 1873.07KB

  • Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

AC Timings
DLLIN
23
22
PIO/TIMER/DMA inputs
42
PIO/TIMER/DMA outputs
Figure 2-19.
PIO, Timer, and DMA Signal Diagram
Note:
The timing values refer to minimum system timing requirements. Actual implementation requires
conformance to the specific protocol requirements. Refer to
Chapter 1
to identify the specific input and
output signals associated with the referenced internal controllers and supported communication protocols.
For example, FCC1 supports ATM/Utopia operation in slave mode, multi-PHY master direct polling
mode, and multi-PHY master multiplexed polling mode and each of these modes supports its own set of
signals; the direction (input or output) of some of the shared signal names depends on the selected mode.
2.6.7
JTAG Signals
Table 2-22.
JTAG Timing
All frequencies
Unit
Min
Max
40.0
鈥?/div>
鈥?/div>
3.0
鈥?/div>
鈥?/div>
15.0
20.0
鈥?/div>
鈥?/div>
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
0.0
25.0
12.5
0.0
6.0
3.0
0.0
0.0
100.0
40.0
No.
500
501
502
503
508
509
510
511
512
513
TCK frequency of operation
TCK cycle time
Characteristics
TCK clock pulse width measured at 1.6 V
TCK rise and fall times
TMS, TDI data set-up time
TMS, TDI data hold time
TCK low to TDO data valid
TCK low to TDO high impedance
TRST assert time
TRST set-up time to TCK low
501
502
TCK
(Input)
V
IH
503
V
M
V
IL
503
502
V
M
Figure 2-20.
Test Clock Input Timing Diagram
MSC8101 Technical Data, Rev. 16
Freescale Semiconductor
2-23

MSC8101 PDF文件相关型号

MSC8101D

MSC8101相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!