MSC8101 Datasheet

  • MSC8101

  • Networking Digital Signal Processor

  • 1873.07KB

  • Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

Design Considerations
Select the bootstrap diodes such that a nominal V
DD
/V
CCSYN
is sourced from the
V
DDH
power supply until the
V
DD
/
V
CCSYN
power supply becomes active. In
Figure 4-1,
four MUR420 Schottky barrier diodes are connected in
series; each has a forward voltage (V
F
) of 0.6 V at high currents, so these diodes provide a 2.4 V drop, maintaining
0.9 V on the 1.6 V power line. Once the core/PLL power supply stabilizes at 1.6 V, the bootstrap diodes will be
reverse biased with negligible leakage current. The V
F
should be effective at the current levels required by the
processor. Do not use diodes with a nominal V
F
that drops too low at high current.
4.3 Power Considerations
The internal power dissipation consists of three components:
P
INT
= P
CORE
+ P
SIU
+ P
CPM
Power dissipation depends on the operating frequency of the different portions of the chip.
Table 2-5
provides
typical power values at the specified operating frequencies. To determine the typical power dissipation for a given
set of frequencies, use the following equations:
P
CORE
(f) = ((P
CORE
鈥?P
LCO
)/f
CORE
)
f
COREA
+ P
LCO
P
CPM
(f) = ((P
CPM
鈥?P
LCP
)/f
CPM
)
f
CPMA
+ P
LCP
P
SIU
(f) = ((P
SIU
鈥?P
LSI
)/f
SIU
)
f
SIUA
+ P
LSI
Where:
f
CORE
is the core frequency, f
SIU
is the SIU frequency, and f
CPM
is the CPM frequency specified in
Table 2-5
in MHz
f
COREA
is the actual core frequency, F
SIUA
is the actual SIU frequency, and F
CPMA
is the actual CPM fre-
quency in MHz
P
LCO
, P
LSI
, and P
LCP
are the leakage power values specified in
Table 2-5
All power numbers are in mW
Power consumption is assumed to be linear with frequency. The first part of each equation computes a
mw/MHz value that is then scaled based on the actual frequency used.
To determine a total power dissipation in a specific application, you must add the power values derived from the
above set of equations to the value derived for I/O power consumption using the following equation for each output
pin:
P = C
V
DDH2
f
10
鈥?
Equation 2
Where: P = power in mW, C = load capacitance in pF, f = output switching frequency in MHz.
For an application in which external data memory is used in a 32-bit single bus mode and no other outputs are
active, the core runs at 200 MHz, the CPM runs at 100 MHz and the SIU runs at 50 MHz, power dissipation is
calculated as follows:
Assumptions:
鈥?External data memory is accessed every second cycle with 10% of address pins switching.
鈥?External data memory writes occurs once every eight cycles with 50% of data pins switching.
鈥?Each address and data pin has a 30 pF total load at the pin.
鈥?The application operates at
V
DDH
= 3.3 V.
MSC8101 Technical Data, Rev. 16
4-2
Freescale Semiconductor

MSC8101 PDF文件相关型号

MSC8101D

MSC8101相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!