您的位置：维库电子市场网 > Datasheet > MSC8101
MSC8101数据手册封面

MSC8101 Datasheet

  • MSC8101

  • Networking Digital Signal Processor

  • 1873.07KB

  • Motorola

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CPM Ports
Table 1-7.
Name
General-
Purpose I/O
PA27
Port A Signals (Continued)
Peripheral Controller:
Dedicated Signal
Protocol
FCC1: RXSOC
UTOPIA slave
Dedicated
I/O Data
Direction
Output
Description
FCC1: UTOPIA Receive Start of Cell
Asserted by the MSC8101 (UTOPIA slave) for an external PHY when
RXD[0鈥?] contains the first valid byte of the cell.
FCC1: Media Independent Interface Receive Data Valid
Asserted by an external fast Ethernet PHY to indicate that valid data is
being sent. The presence of carrier sense but not RX_DV indicates
reception of broken packet headers, probably due to bad wiring or a bad
circuit.
FCC1: UTOPIA Slave Receive Cell Available
Asserted by the MSC8101 (UTOPIA slave PHY) when one complete
ATM cell is available for transfer.
FCC1: UTOPIA Master Receive Cell Available
Asserted by an external PHY when one complete ATM cell is available
for transfer.
FCC1: UTOPIA Master Receive Cell Available 0 Direct Polling
Asserted by an external PHY when one complete ATM cell is available
for transfer.
FCC1: Media Independent Interface Receive Error
Asserted by an external fast Ethernet PHY to indicate a receive error,
which often indicates bad wiring.
FCC1: UTOPIA Transmit Data Bit 0
The MSC8101 outputs ATM cell octets (UTOPIA interface data) on
TXD[0鈥?]. TXD0 is the least significant bit. When no ATM data is
available, idle cells are inserted. A cell is 53 bytes.
Module Serial Number Bit 0
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0鈥?] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
FCC1: UTOPIA Transmit Data Bit 1
The MSC8101 outputs ATM cell octets (UTOPIA interface data) on
TXD[0鈥?]. This is bit 1 of the transmit data. TXD7 is the most significant
bit. When no ATM data is available, idle cells are inserted. A cell is 53
bytes.
Module Serial Number Bit 1
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0鈥?] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
FCC1: UTOPIA Transmit Data Bit 2
The MSC8101 outputs ATM cell octets (UTOPIA interface data) on
TXD[0鈥?]. This is bit 2 of the transmit data. TXD7 is the most significant
bit. When no ATM data is available, idle cells are inserted. A cell is 53
bytes.
FCC1: RX_DV
MII
Input
PA26
FCC1: RXCLAV
UTOPIA slave
Output
FCC1: RXCLAV
UTOPIA master, or
Input
RXCLAV0
UTOPIA master, Multi-PHY, direct
polling
FCC1: RX_ER
MII
PA25
FCC1: TXD0
UTOPIA
Input
Input
Output
SDMA: MSNUM0
Output
PA24
FCC1: TXD1
UTOPIA
Output
SDMA: MSNUM1
Output
PA23
FCC1: TXD2
UTOPIA
Output
MSC8101 Technical Data, Rev. 16
Freescale Semiconductor
1-17

MSC8101 PDF文件相关型号

MSC8101D

MSC8101相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！