MSC8101 Datasheet

  • MSC8101

  • Networking Digital Signal Processor

  • 1873.07KB

  • Motorola   Motorola

扫码查看芯片数据手册

上传产品规格书

PDF预览

AC Timings
2.6 AC Timings
The following sections include illustrations and tables of clock diagrams, signals, and parallel I/O outputs and
inputs. AC timings are based on a 50 pF load, except where noted otherwise, and 50
鈩?/div>
transmission line.
2.6.1
Output Buffer Impedances
Table 2-9.
Output Buffers
Output Buffer Impedances
Typical Impedance (鈩?
35
35
55
System Bus
Memory Controller
Parallel I/O
Note:
These are typical values at 65掳C. The impedance may vary by 卤25% depending on device process and operating temperature.
2.6.2
Clocking and Timing Characteristics
Table 2-10.
Characteristic
System Clock Parameters
Minimum
鈥?/div>
18
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Maximum
0.5
75
5
2
(0.01/CLKOUT) + CLKIN jitter
5
Unit
ns
MHz
ns
ns
ns
ns
Phase Jitter between BCLK and DLLIN
CLKIN frequency
1,2
CLKIN slope
DLLIN slope
CLKOUT frequency jitter
Delay between CLKOUT and DLLIN
Notes:
1.
2.
Low CLKIN frequency causes poor PLL performance. Choose a CLKIN frequency high enough to keep the frequency after the
predivider (SPLLMFCLK) higher than 18 MHz.
CLKIN should have a 50%
5% duty cycle.
Table 2-11.
Clock Ranges
Maximum Rated Core Frequency
Clock
Symbol
All
Min
Max. Values for SC140 Clock Rating of:
250 MHz
83.3
31.25
83.3 MHz
83.3 MHz
166.7 MHz
250 MHz
275 MHz
91.67 MHz
34.38 MHz
91.67 MHz
91.67 MHz
183.3 MHz
275 MHz
300 MHz
100 MHz
37.5 MHz
100 MHz
100 MHz
200 MHz
300 MHz
Input Clock
SPLL MF Clock
Bus/Output
Serial Communications Controller
Communications Processor Module
SC140 Core
CLKIN
SPLLMFCLK
BCLK
CLKOUT
SCLK
CPMCLK
DSPCLK
18 MHz
18 MHz
18 MHz
35 MHz
70 MHz
72 MHz
MSC8101 Technical Data, Rev. 16
Freescale Semiconductor
2-7

MSC8101 PDF文件相关型号

MSC8101D

MSC8101相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!