鈥?/div>
Maximum
0.5
75
5
2
(0.01/CLKOUT) + CLKIN jitter
5
Unit
ns
MHz
ns
ns
ns
ns
Phase Jitter between BCLK and DLLIN
CLKIN frequency
1,2
CLKIN slope
DLLIN slope
CLKOUT frequency jitter
Delay between CLKOUT and DLLIN
Notes:
1.
2.
Low CLKIN frequency causes poor PLL performance. Choose a CLKIN frequency high enough to keep the frequency after the
predivider (SPLLMFCLK) higher than 18 MHz.
CLKIN should have a 50%
卤
5% duty cycle.
Table 2-11.
Clock Ranges
Maximum Rated Core Frequency
Clock
Symbol
All
Min
Max. Values for SC140 Clock Rating of:
250 MHz
83.3
31.25
83.3 MHz
83.3 MHz
166.7 MHz
250 MHz
275 MHz
91.67 MHz
34.38 MHz
91.67 MHz
91.67 MHz
183.3 MHz
275 MHz
300 MHz
100 MHz
37.5 MHz
100 MHz
100 MHz
200 MHz
300 MHz
Input Clock
SPLL MF Clock
Bus/Output
Serial Communications Controller
Communications Processor Module
SC140 Core
CLKIN
SPLLMFCLK
BCLK
CLKOUT
SCLK
CPMCLK
DSPCLK
18 MHz
18 MHz
18 MHz
35 MHz
70 MHz
72 MHz
MSC8101 Technical Data, Rev. 16
Freescale Semiconductor
2-7